

APPARATUS FOR REDUCING SOFT ERRORS IN DYNAMIC CIRCUITS

Abstract of the Disclosure

An integrated circuit that includes a dynamic logic gate having an output node at which a logical output value of the logic gate is detected and also includes a circuit for selectable alteration of the soft error susceptibility of the dynamic logic gate.

